Exhibit M

MacInnis 7,530,027 Applied to Representative Renesas, Panasonic, Denso Ten, and Toyota Accused Products

This claim chart compares independent claim 11 of U.S. Patent No. 7,530,027 ("the MacInnis '027 patent") to Renesas's R-Car H3 system on a chip ("SoC").

On information and belief, Renesas's R-Car H3 SoC is representative of other Renesas infotainment and high-end car information system SoCs having similar functionality ("Accused Renesas Infotainment SoCs"), including, and without limitation, the Renesas R-Car H2 and the Renesas R-Mobile A1. *See* Declaration of Dr. Joseph Havlicek ("Ex. 67, Havlicek Decl.") ¶¶ 11-13.

The R-Car H2 SoC is incorporated in downstream products, including without limitation, Panasonic head units, such as Ser No. 112905, that form Accused Toyota Navigation units, including Camry Navigation System with WiFi Hotspot (86840-06011).

The R-Mobile A1 SoC is incorporated in downstream products, including without limitation, at least Denso Ten, formerly Fujitsu Ten, head units, such as Ser. Nos. MMA00002, MM910406, and MM100046, which are incorporated in Accused Toyota Navigation units, including Camry Receiver (86804-06180), Corolla Nav System Kit (86804-02070), and Camry Navigation System Receiver (86804-06100).

On information and belief, the Accused Renesas Infotainment SoCs, and head units and automobiles that incorporate the Accused Renesas Infotainment SoCs, infringe directly, indirectly, and/or under the doctrine of equivalents at least claim 11 of the MacInnis '027 patent.


Claim – U.S. Patent	Application of Claim Language to Accused Product							
No. 7,530,027 (MacInnis)								
Claim 11								
A system for processing graphics images, comprising:	To the extent that the preamble is deemed limiting, the Accused Renesas Infotainment SoCs and head units and automobiles that incorporate the Accused Renesas Infotainment SoCs comprise a system for processing graphics images.							
	At least the Fujitsu Ten (MM910406) head unit, which is included in at least the Toyota Corolla Navigation System Kit (26187), includes a Renesas R-Mobile A1 SoC (highlighted in yellow).							






At least the Panasonic (AT1604) head unit, which is included in at least the Toyota Camry Navigation System (301378), includes a Renesas R-Car H2 SoC (highlighted in red).





As explained in the R-Car Starter Kit H3/M3 Device Manual, the R-Car H3 includes a Video Signal Processor (VSP2) (red below), which supports image processing. Ex. 68 - Renesas R-Car H3/M3 Device Manual at 32-1.



Ex. 69 - Renesas R-Car H3 Specification at 3 (annotated)

a window controller for obtaining data that describes windows in which the graphics images are displayed, and for sorting the data in accordance with respective depths of the The Accused Renesas Infotainment SoCs and head units and automobiles that incorporate the Accused Renesas Infotainment SoCs' system for processing graphics images comprise a window controller for obtaining data that describes windows in which the graphics images are displayed, and for sorting the data in accordance with respective depths of the windows.

The R-Car Starter Kit H3/M3 Device Manual explains that the Data Path Router (DPR), which controls the data paths among RPFs, function modules, and WPFs, accesses data that describes windows in which the graphics images are displayed.

windows;

32.1.2.5 Data Path Router (DPR)

The DPR controls the data paths among RPFs, function modules, and WPFs. The DPR selects one of the images input from RPFs, outputs it to a function module (BRU, BRS, SRU, UDS, LUT, CLU, HST, HSI, HGO, HGT, SHP, UIF or ILV), and selects one of WPFs as the destination where the image data processed in the function module will be output. Before output to the WPF, the output from each function module can be input to another function module, which enables multiple image processing functions to be executed continuously without involving the external memory.

Ex. 68 – Renesas R-Car H3/M3 Device Manual at 32-15 (highlighted).

This includes the order of planes for blending, which can be sorted in accordance with the respective depth of the windows. Ex. 68 - Renesas R-Car H3/M3 Device Manual at 32-22 (highlighted).

Blending planes	Number of planes	Five planes selected from RPF0 to RPF4 and video processing function output, and virtual RPF; six planes in total
	Order of planes	The order of six planes selected from RPF0 to RPF4, virtu RPF, and video processing function output can be change as desired.

Ex. 68 - Renesas R-Car H3/M3 Device Manual at 32-22 (highlighted).

When multiple source RPFs are used they are classified into master and sublayers by the window controller.

Note the following when specifying the source RPF.

- (1) Each source RPF can be assigned to only one target WPFn; a single RPF cannot be assigned as the source RPF for multiple WPFs. For example, when setting VI6_WPF0_SRCRPF to 0x000000008 and VI6_WPF1_SRCRPF to 0x000000004 is attempted, the VSP2 will not operate correctly (these settings are prohibited) because RPF1 is assigned as both the master-layer source RPF for WPF0 and a sublayer source RPF for WPF1.
- (2) When blending or ROP operation is applied to multiple images through the BRU or BRS, multiple source


RPFs are necessary for one WPF. When multiple source RPFs are used, images should be classified into a master layer and sublayers; assign one of the source RPFs as the master-layer source RPF and other RPFs as sublayer source RPFs. Do not assign all RPFs as sublayer source RPFs (VI6_WPF1_SRCRPF = 0x00000015) or two or more RPFs as the master-layer source RPF (VI6_WPF0_SRCRPF = 0x00000025A) (such settings are prohibited).


(3) When the BRU is not used, there should be only one source RPF for one WPF. In this case, the source RPF should be assigned as the master-layer source RPF.

Ex. 68 - Renesas R-Car H3/M3 Device Manual at 32-108-32-109 (highlighted).

9, 8	RPF4 ACT	All 0	R/W	RPFn Start Enable (RPFn ACT, n=0 to 4)
'	[1:0]			These bits enable start of RPFn as the source RPF for the WPFn
7, 6	RPF3_ACT	All 0	R/W	when the WPFn is started. When RPFn is not started by any of the WPF0 to WPF1, set the VI6_DPR_RPFn_ROUTE.RT_RPFn
	[1:0]			bits to D'63.
5, 4	RPF2_ACT	All 0	R/W	0: RPFn is not started.
	[1:0]			1: RPFn is started as a sublayer source RPF for the WPFn.
3, 2	RPF1_ACT	All 0	R/W	2: RPFn is started as the master-layer source RPF for the
	[1:0]			WPFn.
1, 0	RPF0_ACT	All 0	R/W	3: Setting prohibited
	[1:0]			

Ex. 68 - Renesas R-Car H3/M3 Device Manual at 32-108 (highlighted).





Ex. 68 - Renesas R-Car H3/M3 Device Manual, Fig. 32.12, at 32-40 (annotated).

The R-Car Starter Kit H3/M3 Device Manual also explains that the RPFn α Plane Selection Control Registers are used for selecting the α Format and processing method, which is used for blending.

		30 to 28	ASEL[2:0]	All 0	R/W	α Format and Processing Method Select These bits select how to handle the α value to be used. The RPF handles two types of α value; 8-bit and 1-bit values. When a 1-bit α value is used, VSP2 assumes that the 1-bpp α value for each pixel is stored in the order from MSB to LSB in each byte (big endian). The α value is used as either transparency information or mask information. Transparency information is included in the α plane read from external memory when the ASEL bits are set to 1 or 3 and in the α value stored in the packed RGB bit field when these bits are set to 0 or 2. The α value as transparency information is sent as the destination value to the IROP as shown in Figure 32.23 and then output to the subsequent modules. The output α value is used, for example, for blending in the BRU.						
]	Ex. 68 - Rer	nesas R-Ca	ar H3/N	13 Device Manual at 32-83 (highlighted).						
	Ex. 00 - Reliesas R-Cai fis/ivis Device Manual at 32-03 (ilightighted).											
a memory for storing the graphics images,	The Accused Renesas Infotainment SoCs and head units and automobiles that incorporate the Accused Renesas Infotainment SoCs' system for processing graphics images comprises a memory for storing the graphics images. The R-Car Starter Kit H3/M3 Device Manual explains that "[t]he VSP2 applies processing to the image data stored in the external memory and writes the resultant data back to the external memory."											
		32.1.2.2 Memory Access Unit (MAU) The VSP2 applies processing to the image data stored in the external memory and writes the resultant data back to the external memory. The data transfer between the external memory and VSP2 necessary for this operation is done by the MAU, which works as the bus master, according to the register settings. The MAU executes this data transfer between the external memory and VSP2.										
	Ex. 68 - Rei	nesas R	-Car H3/M	B Device N	Manual	at 32-14 (highlighted).						
wherein the window controller transmits header packets to the display engine, each	Renesas Inf	otainm	ent SoCs' w	indow con	ntroller	ead units and automobiles that incorporate the Accused transmits header packets to the display engine, each header said portion describing at least one of the windows.						
header packet containing at least a portion of the			The window controller transmits header packets containing data describing the windows. For example, the input format, display location, and size of the image planes to be blended are defined by setting certain bits									

data, said portion describing at least one of	in registers.													
the windows, and		Table 32.	4 VSP	2 Register	Configu	ıration]
								rd Gen ar Ser			s			
				Offset	Initial	Access	R-CarH3	R-Car M3	1	1	ı	1	1	
	Register Name	Abbr.	R/W	Address	value	Size	4	4						

RPFn Extended Read Size Registers	VI6_RPFn_SRC_ESIZE	R/W	H'0304 + H'0100*n	0000 H.0000	32	V	٧			
RPFn Input Format Registers	VI6_RPFn_INFMT	R/W	H'0308 + H'0100*n	0000 H,0000	32	٧	V			
RPFn Data Swapping Registers	VI6_RPFn_DSWAP	R/W	H'030c + H'0100*n	0000 H,0000	32	٧	V			
RPFn Display Location Registers	VI6_RPFn_LOC	R/W	H'0310 + H'0100*n	0000 H,0000	32	٧	V			
RPFn a Plane Selection Control Registers	VI6_RPFn_ALPH_SEL	R/W	H'0314 + H'0100*n	0000 H.0000	32	٧	٧			
RPFn Virtual Plane Color Information Registers	VI6_RPFn_VRTCOL_SET	R/W	H'0318 + H'0100*n	0000 H.0000	32	٧	٧			
RPFn Mask Control Registers	VI6_RPFn_MSKCTRL	R/W	H'031c + H'0100*n	0000 H,0000	32	٧	٧			
RPFn IROP-SRC Input Value Registers 0	VI6_RPFn_MSKSET0	R/W	H'0320 + H'0100*n	0000 H.0000	32	٧	٧			
RPFn IROP-SRC Input Value Registers 1	VI6_RPFn_MSKSET1	R/W	H'0324 + H'0100*n	0000 H,0000	32	٧	٧			
RPFn Color Keying Control Registers	VI6_RPFn_CKEY_CTRL	R/W	H'0328 + H'0100*n	H,0000	32	V	٧			
RPFn Color Keying Color Setting Registers-0	VI6_RPFn_CKEY_SET0	R/W	H'032c + H'0100*n	H,0000	32	V	٧			
RPFn Color Keying Color Setting Registers-1	VI6_RPFn_CKEY_SET1	R/W	H'0330 + H'0100*n	H,0000	32	٧	٧			
RPFn Source Picture Memory Stride Setting Registers	VI6_RPFn_SRCM_PSTRIDE	R/W	H'0334 + H'0100*n	H,0000	32	٧	٧			
RPFn Source a Memory Stride Setting Registers	VI6_RPFn_SRCM_ASTRIDE	R/W	H'0338 + H'0100*n	H,0000	32	٧	٧			
RPFn Source Y/RGB Address Registers	VI6_RPFn_SRCM_ADDR_Y	R/W	H'033c + H'0100*n	0000 H,0000	32	V	٧			
RPFn Source Chroma Address Registers 0	VI6_RPFn_SRCM_ADDR_C0	R/W	H'0340 + H'0100*n	0000 H:0000	32	٧	٧			
RPFn Source Chroma Address Registers 1	VI6_RPFn_SRCM_ADDR_C1	R/W	H'0344 + H'0100*n	0000 H.0000	32	٧	٧			
RPFn Source α Address Registers	VI6_RPFn_SRCM_ADDR_AI	R/W	H'0348 + H'0100*n	0000 H,0000	32	٧	٧			
RPFn Multiple Alpha Control	VI6_RPFn_MULT_ALPHA	R/W	H'036C+ H'0100*n	0000 H,0000	32	٧	٧			
			1114000							-

Ex. 68 - Renesas R-Car H3/M3 Device Manual at 32-28 (highlighted).

Bit	Bit Name	Initial Value	R/W	Description
31 to 29,	-	All 0	R	Reserved
15 to 13				These bits are always read as 0. The write value should always be 0.
28 to 16	HCOORD	All 0	R/W	Horizontal Coordinate of Sublayer Display Location on Master
	[12:0]			Layer
				These bits specify the left-end location of the sublayer displayed by the RPFn and the subsequent module connected through the DPR. Specify the horizontal coordinate of the location in pixel units with the left-end pixel of the master layer set at coordinate 0. When the RPFn is the master layer, set these bits to 0.
				If the sublayer extends beyond the master layer according to the HCOORD setting, the extended section is cut off at the right en of the master layer. Even in this case, however, a bus transfer that is unnecessary for output image generation is executed since the whole sublayer data is read from the external memory. Appropriate coordinate setting is required so that the sublayer does not extend beyond the right end of the master layer.
				A value from 0 to 8189 can be specified.
12 to 0	VCOORD	All 0	R/W	Vertical Coordinate of Sublayer Display Location on Master Lay
	[12:0]			These bits specify the top-end location of the sublayer displaye by the RPFn and the subsequent module connected through the DPR. Specify the vertical coordinate of the location in pixel unit with the top-end pixel of the master layer set at coordinate 0. When the RPFn is the master layer, set these bits to 0.
				If the sublayer extends beyond the master layer according to the VCOORD setting, the extended section is cut off at the bottom end of the master layer. Even in this case, however, a bus transfer that is unnecessary for output image generation is executed since the whole sublayer data is read from the extern memory. Appropriate coordinate setting is required so that the sublayer does not extend beyond the bottom end of the master layer.
				A value from 0 to 8189 can be specified.

Ex. 68 - Renesas R-Car H3/M3 Device Manual, Fig. 32.22, at 32-81 (highlighted).

